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ABSTRACT 
SUPER MOS TRANSISTORS: 
LAMBDA REDUCING CIRCUITS AND THEIR APPLICATIONS 
By Vincent Wall 
Transistors do not operate like ideal current sources when they are in the 
saturation region, using the following equation id = ^ — (Vgs -vt)2{\ + A.Vds). 
The reason for this in MOS devices is channel length modulation, modeled 
approximately by (1 + AVds). Channel length modulation is caused when the voltage on 
the drain is increased, which increases the width of the drain depletion region, thereby 
shortening the channel, and increasing the current through the drain. This directly 
decreases the output resistance of the transistor. Standard 0.18u MOS transistors have a 
lambda, in the saturation region, between 75mV"' and 21mV"1. A Super MOS transistor 
circuit negates this effect by using negative feedback to stabilize the drain current, 
thereby reducing channel length modulation. Multiple Super MOS circuits and regular 
MOS transistors have been designed, fabricated, and tested using TSMC's 0.18 process. 
The results have shown that X is reduced up to a factor of 4 with minimal reduction in 
drive when compared to a minimally sized 0.18u process transistor (W=270nm, 
L=180nm). 
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CHAPTER 1 
INTRODUCTION 
1.1. Background 
With transistor gate lengths one micron and smaller, the gain of analog circuits 
is severely degraded due to large channel conductance. Cascoding of transistors can 
and has been used to overcome the large channel conductance leading to greater gain 
and accuracy in the circuits [1]. The gain produced by this technique of cascoding 
transistors is too small to be used in several applications, Op Amps being one of these 
[2]. Taking a look at the small signal equation for a common source amplifier, 
equation 1.0, we see that there are two ways to increase the gain of the circuit. 
. Vout 
The first way is to increase the transconductance, and the second would be to 
increase its output resistance. Transconductance (gm) is calculated by equation 1.1b 
and it is the ratio of the output current to input current. 
_ lout 
gm
~~m <10b) 
The output resistance (r0) is calculated by equation 1.1c. 
1 
r„ = 
Super MOS circuits greatly improve the output resistance of the transistor by 
decreasing lambda. This is done by using a third transistor to provide feedback to the 
1 
drain transistor. Both types of Super MOS discussed in this paper, Super 3t and Super 
13t, improve channel length modulation. 
1.2. Gain Boosting Technique 
One way to increase the gain of a MOS device is to create a cascode circuit 
(Figure 1) yielding a gain of [2]: 
AV
 = gmirol(gm2ro2+1) (1-1) 
Vdd 
Vss 
Figure 1. Cascode Amplifier 
Continuing to use the cascode method to increase the dc-gain of the circuit 
would quickly destroy the output swing of the circuit, since each transistor would need 
to have a Vt across it. To overcome this, one needs to increase the output resistance 
(decreasing lambda) of the circuit. This can be done by using a third transistor as an 
2 
amplifying feedback loop to the cascading transistor as was done in the Super3t MOS 
model in Figure 2. This creates a gain [2] as described in equation 1.2 with an output 
resistance as described in equation 1.3. 
A v
 = gmirol(gm2ro2(gm3ro3 + l) + l) (1.2) 
Rout = rol(gm2ro2(gm3ro3 + ! ) + !) + ro2 (L3) 
drain 
Iin • 
K2 4 
qnd 
\7 
Nl 
gate • k 
source • 
NO 
X7 
Figure 2. Super3t NMOS without Current Mirror [3] 
One could get a higher dc-gain by adding an Op Amp to the gate of the cascoding 
transistor connecting the drain of the gate transistor to the OpAmp's negative input. 
The positive input of the OpAmp is connected to a Vref, and its output connects to the 
gate of the cascading transistor. This circuit uses the same equations as the Super3t 
MOS, 1.2 and 1.3, substituting Avopamp for gni3ro3 [2]. 
With the gain-boosting principle one can overcome the inherent limitations of a 
MOS device by increasing the output resistance and dc gain of the cascaded circuit. 
The new limitations on the gain of the transistor are now set by the following factors: 
leakage current, weak avalanche, and thermal feedback [4]. 
1.3. Low Output Conductance Composite MOSFET's 
To increase the output resistance (Rout) of the transistor, one could use the circuit 
design technique that C. Galup-Montoro, M. C. Schneider, and I. J. B. Loss 
demonstrated in their paper "Low Output Conductance MOSFET's for High 
Frequency Analog Design." They demonstrated a technique to create transistor arrays 
that were wider at the drain than at the source [5]. Their proposed transistors could be 
designed to increase the ratio of transconductance-to-output conductance over that of a 
short channel transistor. The trade-off in their design would be a slight penalty in its 
signal swing [5]. The Super MOS transistors incorporate their design technique by 
making the width of the drain transistor larger than the width of the gate transistor. 
1.4. Laterally Diffused Implanted MOS Transistor 
Based on the finding of Basham [6], a non-circuit way to reduce lambda would 
be to use another family of transistors. The family that shows the greatest potential to 
increase RoUt is the laterally diffused implanted MOS transistors (LDMOS). LDMOS 
is created by an additional well or shifted well that, when diffused, creates an 
asymmetric device. The devices were first introduced as a method of exceeding the 
limits of photolithography. At that time its analog capabilities were sparsely 
researched. This was in part due to the complexity in determining the position of the 
junction and its threshold voltage. These difficulties have been largely alleviated by 
the tight process controls required for submicron devices. It can be shown that the 
4 
initial channel current, in LDMOS, is significantly reduced, and that Lambda, channel 
length modulation, is reduced. Future studies should compare and contrast the 
performance and trade-offs of LDMOS transistors versus Super MOS transistors [6]. 
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CHAPTER 2 
DEVELOPMENT 
2.1. Super MOS 
Super MOS circuits are one way to decrease the effect of channel length 
modulation, Lambda (X) is used to model channel length modulation. Lambda can be 
calculated by using the approximate calculation, equation 2.1, or by the more exact 
formula equation 2.2 [7]. 
Aid 
A= @Vg
 n u 
Id-AVd^ S (21) 
did 
x = dVds (did \ (12) 
id-\^L vds \dVds j 
The channel length shrinks because the drain voltage increases, which increases 
the drains depletion width, and it forms a junction with the substrate. This shortens the 
"effective" channel length [8]. When the channel length shrinks and the drain current 
increases, lambda becomes 1/Vd at a specific gate voltage. This effect can clearly be 
seen in current mirrors. In a current mirror, Figure 3, the biasing voltage Vg is tied to 
Vd, and any changes in Vd will result in a shift in the output current (Id) of the device, 
even though Iref is at a constant current. In Figure 4 one can see that even though Iref 
has a constant value Iout's value fluctuates with Vd. 
6 
K? ^7 
600 u 
Figure 3. Standard Current Mirror 
500u lref=500uA 
400U 
IrefMOOuA 
300U 
lref=300uA 
200U 
lref=200uA 
100U 
lref=100uA 
0.0 1.0 2.0 3.0 
Vds ( V ) 
5.0 
Figure 4. Standard Current Mirror Output 
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This is quite different for the Super MOS. The Super MOS has a smaller value 
for X, which means that it is stable for all Vds in the saturation region. This translates 
into a stable Id for all values of Vds in the saturation region. These curves and their 
properties will be discussed below. 
There are several different types of Super MOS's. They have been named 
according to the number of transistors that are needed to create the circuit. These 
circuits are 3t, 13t novel, 13t patented, and 12t, to name a few. This thesis will be 
focusing on the 3t and 13t novel (hereinafter 13t) [2], [3]. All of the circuits come in 
both P-type and N-type varieties. A comparison and analysis of these two Super 
MOS's versus a regular 0.18u MOS will be shown. 
The design of the two Super MOS's was done to show how well they compare 
to a regular transistor of minimal sizing. To address this it was decided to design the 
Super MOS's so that their current driving capabilities matched, as closely as possible, 
the curves of a regular MOS; W=270nm and L=180nm. They could have been 
designed to produce the best Super MOS by focusing on a greater gm and lower Vt, 
but it was felt that it would have provided a false comparison since their Id vs. Vds 
curves would no longer match. For fabrication, TSMC's 0.18u deep process, provided 
by MOSIS, was used. 
A side benefit of the Super MOS circuits is that an analog designer will be able 
to use these Super MOS designs as a standard cell. To show how this can be done, 
several current mirrors and two OpAmps were designed and tested with no changes to 
their Super MOS components. 
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2.1.1. Cascode Super3t MOS 
There were Super3t MOS that were designed, fabricated, and tested using 
TSMC's 0.18u process, the initial Super3t MOS and the improved Super3t MOS. The 
improved Super3t MOS is identical to the initial Super3t MOS with the addition of a 
current mirror. 
2.1.1.1. Initial Super3t MOS 
The Super3t MOS is the easiest type of Super MOS to design. The initial 
design was obtained from Francesc Serra-Graells, PhD, Problemes de Circuits 
Integrats Analogies, and originally published in, Analog VLSI - Signal and Information 
Processing by Klaas Bult [8]. As seen in Figure 2, it is composed of just three 
transistors and an external current source. The Super MOS pictured in Figure 2 was 
designed in AMI's 1.6u process, and was not optimized. The purpose of the circuit in 
Figure 2 was to study how the Super3t MOS functions, and to show that it could 
reduce lambda while mimicking a regular MOS transistor. Figure 5 shows the Spectre 
simulation results, using AMI's 1.6u process, AMI16, for the Super3t NMOS (Figure 
2) vs. a regular NMOS, with W=6.4um & L=6.4 um. On the left hand side of Figure 5 
are the results of the regular NMOS; while on the right side are the results of the 
Super3t NMOS. The saturation region of the Super MOS is flat while the NMOS has a 
noticeable bend in it, which translates into a higher lambda value. The inverted bend 
in the Super MOS's linear region is caused by not limiting the voltage on Ln. This 
issue was fixed in the Super3t MOS designed in this thesis by using a current mirror 
and attaching Iout of the current mirror to Ijn of the super3t MOS. 
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700u 
600u 
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7 
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Figure 5. Leafcell Simulation Results: Super3t NMOS vs. NMOS; w=6.4u, l=6.4u 
6.0 
Not limiting the voltage on I;n led to an interesting result when the circuit was 
fabricated and tested: when Vds approached 3v the current rose in an exponential 
fashion. Graph 2 shows this behavior. 
The discrepancies seen between simulation and testing of this Super3t NMOS 
are twofold. First, the exponential rise in Id at the tail end of Vds did not match he 
simulation and led to an increase of A,. During testing, Vds was extended out to five 
volts (these results were not included) and the exponential rise in Id continued. One 
notes the rise in Lambda followed it. The second discrepancy was the inverted slope in 
the linear region as seen in simulation, which was not seen in the testing results of 
10 
Figure 6. Both of these issues were resolved with the addition of the current source 
onto the Super 3t MOS, which limited the maximum voltage at the I;n node. 
| m , , , ^. , , , . . , , , , , , , , , , , , , ,, . S 
Vds(V) 
| VG=0V VO0.33V • VG=0.E6V « VG=1.DV o VG=1.33V * VG=1.B7V—•—VG=2 .OV—*—VG=2.33V — « — V Q 2 67V—*—VG=3.0V | 
Figure 6. Leafcell Testing Results: Super3t NMOS - Id vs. Vd 
The Super3t NMOS circuit can be understood by considering the following 
description and equations. Transistor NO, in Figure 2, is the current limiting part of the 
circuit. If we take a look at the saturation current equation, equation 2.3, we see that 
we can limit the max current according to the standard CMOS equation below. 
U = t*£?L™(ygs - Vtf (1 + XVds) (2.3) 
Since the goal is to mimic a regular MOS, Id could not be a design variable. In 
addition (Vgs-Vt) is not available for to design with, since it will not be known what 
Vgs a future designer will use. This leaves only the width and Iin, of the Super MOS, 
11 
available as a design variable: if one wanted a larger length a different process would 
have been used. 
In Figure 2, transistors Nl and N2 create a feedback loop. Their interactions 
with each other can be viewed in the following equations: 
Id = ^^^-{Vgsl-Vt)\\ + X{Vdsl) (2.4) 
Iin = 
junCox w. f(Vgs2-Vty(l+A2Vds2) (2.5) 
Vgs2 = Vds0 (2.5b) 
Substituting (Vdd - VgS2) for Vdsi into equation 2.4 yields: 
/jnCox Wj 
Id -f(Vgsl-Vty(l + Al(ydd-Vgs2)) (2.6) 
Substituting (Vds2-VgS2) for Vgsi into equation 2.6 yields: 
/ j
 = i ^ £ ^ ( V d s 2 -Vgs2 -Vt)2(l + ^(Vdd-Vgs2)) (2.7) 
Solving for Vds2 in equation 2.5 yields: 
Vds2 = A, 
Iin-
I 1 
/MCOX W2 (Vgs2 - Vi) 
-1 (2.8) 
If we take a look at equation 2.8 we can see that width of transistor N2, W2, is 
inversely proportional to Vds2, and Vds2 is a squared component of Id. The more we 
increase the width of W2 the lower Id will be by the square of Vds2. W2, has the most 
direct effect on the slope of the Id vs. Vd curve of the system in the saturation region, 
and is it is directly responsible for lambda's value. Care must be taken in choosing its 
12 
value because if it is increased too much then it will start to take over as the current 
limiting variable of the system. Transistor NTs width, Wl, has the most effect on the 
curve in the linear region and the Vt of the circuit. Looking at equation 2.9, if the 
width, W, is increased significantly, then Nl's overdrive voltage will shrink, thereby 
affecting the bias voltage. 
Vod- • 2U 
•/mCoxf <2 '9> 
As the bias points of the transistors change, their corresponding lambdas 
change; this changes the drain current. 
2.1.1.2. Improved Super3t MOS 
The improved design of the Super3t MOS, as previously stated, has been 
optimized to mimic a regular MOS in TSMC's 0.18u process. It is shown in Figure 7. 
The major difference between Figure 2 and Figure 7 is that Figure 7 has a current 
mirror attached to the Ij„ terminal. This allows the circuit to be self-biased, and 
removes the inverted bend, Figure 6, from the Id vs. Vds curve. One must be careful 
about the sizing of the current mirror. The output current is not the most important 
variable: what is important is to make transistor Nl, Figure 7, biased appropriately at 
around 400mV to 600mV. 
13 
vps 
P l f vps vpsJP0 
18P ^ 1 net102 net 1021 ^ H 1 R 
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i v r 1
 ivnps 
vnps^L 
d18P 
w=540,0n 
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Figure 7. Super3tNMOS 
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2.1.2. Novel Super MOS Using Gain Boosting 
The Super 13t MOS, pictured in Figure 8, incorporates the gain boosting 
technique by using a transresistance amplifier. The trade-offs of the Super 13t MOS, 
when compared to the Super3t model, are: an increase in area, an increase in 
complexity, and an increase in power consumption [1], [2]. The Superl3t MOS, when 
incorporated into an OpAmp, is able to let the output go rail-to-rail. The circuit in 
Figure 3 is composed of three parts: a cascode output, a transresistance amplifier, and a 
biasing stage [9]. 
The cascode output stage, comprising transistors NO and Nl, functions just like 
the Super3t MOS. Transistor Nl is the current limiting factor for the drain current. As 
in the Super3t MOS, the overdrive voltage of NO helps to determine the biasing of Nl. 
Note that Vdsl should be set so that it is around 400mV - 600mV, as in the Super3t 
MOS. VgsO should also be set around the same voltage. The best value for the width 
of Nl was 270nm and for NO to be 4050nm, or a multiplier of 15. 
Six transistors make up the transresistance amplifier of Figure 8. They are N2-
N4 and P2-P5. Equations 2.10 and 2.11 below describe the output resistance and gain 
of the circuit [2]. 
Rout = [gmNOroNO{gain +1) +1)]• [ronl || ron2rop5rop2 j (2.10) 
gain = gm„4ro„4 [gmnJron3 \ \ gmn4 (gmn3ron3ron4 \\ gmp4rop4rop3)] (2.11) 
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Figure 8. Superl3t NMOS 
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Biasing is achieved with transistors N5-N6 and P0-P1. If one takes a look at 
transistors, Nl, N2, and N5 form a loop. This loop ensures that the drain transistor, 
NO, is always biased at 500mV-600mV, allowing the output to swing almost rail to 
rail. The loop equations are below [2]. 
Vdsx=Vgs5-Vgs2 (2.12) 
If+r'-ft+v- ^ 
k--
= 
s 
w 
= fmCox— 
|2/5 
V*5 
J2/2 
K 
\ * 2 
0.414 
J2/2 
V*2 
|2/2 
V * 2 
(2/2 
V * 2 
(2.13b) 
(2.14) 
(2.15) 
(2.16) 
(2.17) 
Is=Ii and k5 =^ki (2.18) 
Thus, the ratio of the currents 10 and 12 can be found by solving for Vdsl 
(equations 2.19 - 2.24), comparing equation 2.24 to equation 2.17, and solving for 12. 
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Fds, > Vgsx -
VdSi=Vgsr 
= Vgsx-Vt 
Vt 
-Vt 
(2.19) 
(2.20) 
(2.21) 
(2.22) 
= \2LL + Vt-Vt 
Hi 
/c0 
0.414 p . = >2I° 
k2 y K0 
0.414 
0-17._/0 
2 /2 
0.085=^ 
(2.23) 
(2.24) 
(2.25) 
0A14yfc = j2I^,k2=k0 (2.26) 
V^  = # T (2-27) 
(2.28) 
(2.29) 
From what has been found from numerous simulations of this circuit, the 
biasing stage does not affect X as viewed from the drain of NO. However, it does affect 
the max current out of that drain. 
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2.2. Comparison and Results of Simulations 
In this section, the simulation results of the Super MOS transistors will be 
discussed. 
2.2.1. N-TypeMOS 
The first Super MOS transistors that will be looked at are the N-type 
transistors: standard nmos, Super 3t NMOS, and Super 13t NMOS. 
2.2.1.1. Id vs. Vd - Lambda 
Figure 9 is a comparison of the simulation results of Id vs. Vd for a Vgs sweep 
of 0.72V to 1.8V. Looking at the figure we will see that a regular NMOS has a well 
defined slope in the saturation region, unlike the Super3t NMOS or the Super 13t 
NMOS. Using the figure of the regular NMOS as our baseline, the next thing observed 
are the slopes of the lines in the linear region. In the linear region, the Super3t NMOS 
follows the regular NMOS curves closer than the Superl3t NMOS. What happens to 
the Superl3t NMOS is that transistor Nl, from Figure 8, gets saturated at a lower 
current than does transistor NO, from Figure 3. This leads to a lower saturation current 
for the Superl3t NMOS. 
From Figure 9, we can use equation 2.2 to calculate the Lambda for each value 
of Vgs and the lambdas for each transistor. The important thing to note is that the 
Super 13t NMOS has a significantly lower, approximately a decade, lambda value than 
the Super3t NMOS and a lambda that is 4 to 5 decades lower than the regular NMOS, 
leading to a higher output resistance on the drain of the Super 13t NMOS. Output 
resistance can be calculated in the equation 2.30, and can be seen in Table 1. 
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Figure 9. Id vs. Vd for NMOS, Super3t NMOS, & Superl3t NMOS 
Rout = 
1 
A*Id (2.30) 
Table 1. Average Lambda for NMOS, Super3t NMOS, & Superl3t NMOS 
Ave Lambda (sat) 
Ave Rom (sat) @ 100 uA 
Regular NMOS 
0.149768V"1 
66.769 Kohm 
Super3tNMOS 
0.00080065V"1 
12.489 Mohm 
Superl3tNMOS 
0.004941V"1 
2.024 Mohm 
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2.2.1.2. Id vs. Vg - Vt, & Gm 
Figure 10 shows both the Id vs. Vg and gm plots for the three NMOS 
circuits discussed in this paper. Notice that both the regular NMOS and Super3t 
NMOS line up fairly well, with the gm of the Super3t NMOS slightly lower. The 
problem with the Super 13t NMOS is its max gm is significantly lower than the other 
two. The reason for this is that this design of the Superl3t NMOS circuit was not 
optimized for gain. The design of the circuit focused on the minimization of lambda 
and the ability to mimic the Id vs. Vd Graph of a regular NMOS. Thus, the 
transresistance sub-circuit could not be optimized because the Super 13t NMOS's drain 
current would have been much greater than the imposed metric of a regular NMOS. 
From Figure 10, we can obtain the Vt of all three circuits (see Table 2). 
Table 2. Vt & Gm for NMOS, Supertt NMOS, & Superl3t NMOS 
Regular NMOS 
Vt @ Vsb=0V 
gmmax@Vsb=0V 
0.573V 
2.53*10"5 S 
Super3tNMOS 
0.630V 
2.45*10"5 S 
Superl3tNMOS 
0.685V 
1.67*10"5S 
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Figure 10. Id vs. Vd &Gm for NMOS, Super3t NMOS, & Superl3t NMOS 
2.2.1.3. AC Response 
Simulation of the AC response was done with the transistors in a common 
source configuration. From the Figure 11, we can see that both the Super 13t and 
Super3t transistors have a unity gain of approximately 775 MHz, while a standard 
transistor has a unity gain of approximately 46.5 GHz (the y-axis was calculated by the 
following equation: 20*log(Vout/Vin)). Table 3 lists the relevant information for the 
three transistor's AC response. 
22 
Table 3. AC Characteristics for NMOS, Super3t NMOS, & Superl3t NMOS 
Unity Gain Freq 
Unity Gain Phase 
3dB Gain Freq 
Max Gain 
Regular NMOS 
46.5 GHz 
39.87 degrees 
8.04 GHz 
12.78 dB 
Super3t NMOS 
775 MHz 
43.46 degrees 
134 MHz 
15.32 dB 
Superl3tNMOS 
775 MHz 
39.13 degrees 
335.5 MHz 
14.02 dB 
10 15 
Log(Freq) 
20 
1 0 
20 
0 
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Figure 11. Frequency Response for NMOS, Super3t NMOS, & Superl3t NMOS 
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2.2.2. P-TypeMOS 
The P-Type MOS's that will be discussed are the same types as the N-Type 
MOS. These are the standard PMOS, Super3t PMOS, and the Superl3t PMOS. 
Figures 12 and 13 are schematics of the Super3t PMOS and Super 13t PMOS 
respectively. 
2.2.2.1. Id vs. Vd -Lambda 
Figure 14 shows the simulation results for the PMOS variety of the three 
transistors. The most notable difference between the PMOS's Graph and NMOS's 
Graph is that the Super 13t PMOS transistors Id curves do not follow close at all to the 
regular PMOS's curves. The Super3t PMOS also does not follow as closely to the 
regular PMOS curves as does it Super3t NMOS counterpart. Looking at Table 4 we 
see that the lambdas are not as low as the NMOS circuits; meaning that the PMOS 
output resistance is slightly higher than the NMOS. Table 4 lists the values Lambda 
and Rou,. 
Table 4. Average Lambda for PMOS, Super3t PMOS, & Superl3t PMOS 
Ave lambda (sat) 
Ave Rom (sat) @ 100 uA 
Regular PMOS 
-0.36208V"1 
27.618 Kohm 
Super3t PMOS 
-0.00010664V"1 
93.773 Mohm 
Superl3tPMOS 
-0.09160 V"1 
100.17 Kohm 
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Figure 14. Id vs. Vd for PMOS, Super3t PMOS, & Superl3t PMOS 
2.2.2.2. Id vs. Vg - Vt, & Gm 
The transconductance gain of the Superl3t PMOS is poor. This is due to the 
design goals that were stately previously. This transconductance gain is illustrated in 
Figure 15. Additionally, Figure 15 shows that the Super3t PMOS has a slightly lower 
gm than a standard transistor. The Vt for each transistor and their corresponding 
minimum gm is shown in Table 5. 
Table 5. Vt & Gm for PMOS, Super3t PMOS, & Superl3t PMOS 
Vt @ Vsb=0V 
gmmin @ Vsb=0V 
Regular PMOS 
-0.751V 
-6.51*10-6S 
Super3t PMOS 
-0.720V 
-6.38*10"6S 
SuperBtPMOS 
-0.621V 
-2.07*10"6S 
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Figure 15. Id vs. Vg & Gm for PMOS, Super3t PMOS, & Superl3t PMOS 
2.2.2.3. AC Response 
The AC Response of a Super PMOS is different from those of a Super NMOS. 
Looking at Table 6, one of the first differences is that the unity gain frequency is 175 
MHz lower for the Super 13t PMOS and 475 MHz lower for the Super3t PMOS than 
for their Super NMOS counterparts. The maximum gain possible is also about half has 
much as N-type MOS. But, if we compare the Super PMOS AC response to that of a 
regular PMOS we can clearly see that the major differences are in the max frequencies. 
This can clearly be seen in Figure 16. If we compare Figure 11 and Figure 16, it is 
seen that the Super3t NMOS has a higher gain. In Figure 16 however, the Superl3t 
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PMOS has a higher gain. In Figure 16, the Super 13t PMOS has a unity gain frequency 
300 MHz higher than the Super3t PMOS. In contrast, the N-type Super MOS had 
approximately the same unity gain frequency. The difference in the unity gain 
frequencies is due to the different size of the N-type and P-type Super MOS. This is 
because the Id vs. Vds curves of the N-type and P-type Super MOS are not the same. 
Table 6. AC Characteristics for PMOS, Super3t PMOS, & Superl3t PMOS 
Unity Gain Freq 
Unity Gain Phase 
3dB Gain Freq 
Max Gain 
Regular PMOS 
14.4 GHz 
47.31 degrees 
8.04 GHz 
6.82 dB 
Super3t PMOS 
300 MHz 
46.84 degrees 
187.5 MHz 
6.68 dB 
Superl3tPMOS 
600 MHz 
42.00 degrees 
336.5 MHz 
7.09 dB 
14.4 GHZ 
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Figure 16. Frequency Response for PMOS, Super3t PMOS, Superl3t PMOS 
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CHAPTER 3 
APPLICATIONS 
3.1. Current Mirror Comparisons 
The most important property of a current mirror is the ability of the output 
current (Iout) to mirror a reference current (Iref). The Super3t type MOS was better in 
both of these characteristics. 
3.1.1. Comparison of Super3t NMOS vs. Superl3t NMOS 
Figure 17 and 18 are the block diagrams of the Super3t NMOS and Superl3t 
NMOS current mirrors. In simulation, the Super3t NMOS was able to track Iref 
through a range of OA to 200uA, whereas the Super 13t NMOS cutoff at lOOuA (Figure 
19). This occurs because of the transresistance component of the circuit. The issue 
lies with the transistors P2-P4 in Figure 8. As more current passes through transistor 
Nl, the voltage on the source of N2 rises. This allows less current to flow through 
transistors P2, P5, and N2, reducing the voltage at the gate of NO, and turning off the 
circuit. Output current to reference current linearity of the Super 13t NMOS is also 
less than the Super3t NMOS. Looking at Figure 19, we see that the Super3t NMOS 
tracks extremely well except for when Vds goes below 0.72V. 
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3.1.2. Comparison of Super3t PMOS vs. Superl3t PMOS 
The results of the Super PMOS current mirrors are similar to the results for the 
Super NMOS current mirrors. Looking at Figure 20, we see that the Super 13t PMOS 
cannot track Iref beyond -75uA. The reason for this is the same as for the Super 13 
NMOS. The Super3t PMOS starts to veer away from Iref when Vds is -1.44V, and a 
deviation can clearly be seen once Vds is at -1.8 V. If one were looking to use one of 
these types of Super MOS for a current mirror it would be best to use the Super3t 
variety because of: higher output current range, the ability of Iout to track Iref, and a 
simpler design that consumes less overall current and uses less area on a die. Figures 
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21 and 22 are block diagrams of the Super3t PMOS and Super 13t PMOS current 
Mirrors. 
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3.2. Operational Amplifier 
The two-stage operational amplifiers, shown in Figure 23 and Figure 24, were 
designed to show how the Super MOS can easily be integrated as components in a 
design: the difference between the two designs is the differential inputs stage; The 
Super3t OpAmp's inputs are-sized with an m=3 (W=810nm) while the Superl3t 
OpAmp's inputs are-sized with an m=5 (W=1350nm). The OpAmps were tested with 
a sine wave input of 50mV, and the load capacitance was varied through a range, 
shown in Table 7 and Table 8. 
Table 7. Super3tOpAmi 
VoutdB@Cl=lpF 
VoutdB@Cl=10pF 
VoutdB@Cl=100pF 
VoutdB@Cl=100uF 
Vout dB@Cl=lmF 
p Frequency Response 
3db Freq (Hz) 
1.25E+07 
1.58E+07 
1.10E+05 
1.56E-01 
>1 
Unity Gain Freq (Hz) 
6.55E+07 
3.03E+07 
2.38E+06 
1.74E+00 
>1 
Unity Phase 
(degrees) 
86.2 
67.56 
86.46 
66.64 
13.14 
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Table 8. Superl3t OpAmp Frequency Response 
VoutdB@Cl=lfF 
VoutdB@Cl=10fF 
VoutdB@Cl=50fF 
VoutdB@Cl=100fF 
Vout dB@Cl=lpF 
VoutdB@Cl=10pF 
3db Freq (Hz) 
1.14E+08 
1.14E+08 
1.14E+08 
1.14E+08 
6.55E+07 
7.18E+06 
Unity Gain Freq (Hz) 
5.98E+08 
5.98E+08 
4.37E+08 
4.37E+08 
1.98E+08 
3.77E+07 
Unity Phase 
(degrees) 
64.43 
64.55 
70.30 
69.28 
67.71 
65.75 
3.2.1. Super3t OpAmp 
The Super3t OpAmp seen in Figure 23 is made with two regular PMOS 
transistors, as the differential pair: an active load made with two Super3t NMOS 
circuits, a current mirror made with two Super3t PMOS transistors. A third Super 
MOS transistor is used as a resistor to set the reference current. The output stage is a 
common source amplifier, using a Super3t NMOS and its active load is a Super3t 
PMOS. The max gain (25.1 dB) of this OpAmp is fairly uniform through the range of 
the selected load capacitances. Table 7 summarizes the gain and phase response of the 
OpAmp. 
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3.2.2. Superl3t OpAmp 
Figure 24 shows the schematic for the Super 13t OpAmp. It is similar to the 
Super3t OpAmp, except that its differential inputs are-sized with a width of 1350nm 
instead of 810nm as in the Super3t OpAmp. Similarly, it also has a constant max gain 
of 17.9db. This is less than the Super3t OpAmp because the gain boosting stage was 
not optimized for gain. 
Table 8 lists the pertinent specs for this OpAmp. A note must be made that 
design constraints in implementing the gain boosting in the Superl3t MOS 
transresistance amplifier results in that the Super 13t OpAmp not being able to drive as 
great a load as the Super3t OpAmp. This can be seen when Table 7 is compared to 
Table 8. 
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CHAPTER 4 
TESTING RESULTS and COMPARISONS 
The testing of the extracted values and figures of the all the circuits was done 
by measuring five of every fabricated circuit and averaging the results. 
4.1. Testing Station. 
All of the circuits were measured by an HP4156 Parameter Analyzer. A 
custom probe card, see Figure 25, along with a Signatone probe state completed the 
interface to the circuit containing die. Figure 26 shows the complete testing Station, 
while Figure 27 shows a picture of the die. The die measured 1.5mm x 1.5mm and 
contained all 14 circuits. The biggest structures visible in figure 27 are the pads that 
the probe attaches to. Figure 28 is the layout of the pads that the test card interfaced 
with. Each pad measures 72um by 72um. The entire five pad layout measures 
287.19um by 242.865um. Figure 29 is the layout of Figure 26. 
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Figure 25. Test Card 
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4.2. N-TypeMOS. 
The results of testing the N-Type MOS along with how each of the three 
circuits compares to each other will be discussed in the below sections. Figures 30 and 
31 are the circuit layouts for the Super3t NMOS and Super 13t NMOS that were tested. 
The layout for the Super3t NMOS measures 8.505um by 12.6 urn. The layout for the 
Superl3tNMOS measures 9.27umby 13.995 urn. 
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Figure 30. Layout Super3t NMOS 
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Figure 31. Layout Super 13t NMOS 
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4.2.1. Id vs. Vd - Lambda. 
The testing results of the NMOS circuits Id vs. Vd can be seen in Figure 32. 
Comparing the results seen in Figure 32 to the results in Figure 9 it can clearly be seen 
that the Super3t NMOS produces the results that were predicted in simulation. The 
regular MOS results were expected, especially in the saturation region with the 
runaway current values. The most startling results were that of the Super 13t NMOS. 
The max Id current was significantly lower than what the simulations predicted. 
Lambda was calculated using equation 2.2. For the lambda results shown in Table 9 
the average lambda, minimum lambda, and the average output resistance of the three 
NMOS circuits, the values when Vgs is equal to zero were excluded and the saturation 
numbers were taken from a Vds of 0.612V to 1.8V. When Table 9, testing results, is 
compared to Table 1, simulation results, one can see that the tested lambdas are higher 
than the simulations predicted. This could be for several reasons. Some of these 
reasons could be the way that the circuits were tested, the design of the test card, the 
design of the circuits, and many more reasons. The problem of lambda that was test not 
matching up to the lambda of simulation is also seen for the P-Type MOS 
Table 9. Average Lambda for Testing Results of NMOS, Super3t NMOS, & Superl3t NMOS 
Ave lambda (sat) 
Ave Rom (sat) @ 100 uA 
Regular NMOS 
0.215648 V"1 
46.371 Kohm 
Super3tNMOS 
0.058099 V1 
172.120 Kohm 
SuperOtNMOS 
0.059602 V1 
167.780 Kohm 
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Figure 32. Id vs. Vd Testing Results for NMOS, Super3t NMOS, & Superl3t NMOS 
4.2.2. Id vs. Vg - Vt, & Gm 
The testing of gm was done with a Vds of 1.8V instead of the 50mV that was 
done for the simulations. This was because that the noise inherent in the testing 
produced unusable results. Using a Vds of 1.8V did produce higher gm results, but 
had minimal effect on Vt. This higher Vds was also used to test gamma. Table 10 
shows Vt and the max gm at a Vsb of zero volts. When we compare Table 10 with the 
simulation results of Table 2, we see that the threshold voltage is within 70mV of what 
was predicted. The maximum gm is significantly higher, due to the higher Vds used it 
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still shows that the Regular NMOS and Super 13t NMOS are about equal while the 
Superl3t NMOS is shown to be noticeable smaller. This is clearly shown in Figure 33. 
Table 10. Vt & Gm for Testing Results of NMOS, Super3t NMOS, & Superl3t NMOS 
Vt @ Vsb=0V 
gmmax @ Vsb=0V 
Regular NMOS 
0.648V 
157.051*10"3S 
Super3tNMOS 
0.5760V 
151.967*10"3S 
Superl3tNMOS 
0.648V 
106.242*10-3 S 
x1(T 
|
 N M 0 S GmNMOS Super3tNMOS —-0—- Gm Super3tNMOS o Super13tNMOS * Gm Super13tNMOS | 
Figure 33. Id vs. Vg & Gm Testing Results for NMOS, Super3t NMOS, & Superl3t NMOS 
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4.3. P-TypeMOS. 
The results of testing the P-Type MOS along with how each of the three 
circuits compares to each other will be discussed in the below sections. Figures 34 and 
35 are the circuit layouts for the Super3t PMOS and Super 13t PMOS that were tested. 
The layout for the Super3t PMOS measures 12.195um by 7.785 um. The layout for the 
SuperBt PMOS measures 12.285um by 11.025 um. 
Figure 34. Layout Super3t PMOS 
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Figure 35. Layout Superl3t PMOS 
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4.3.1. Id vs. Vd - Lambda. 
The testing results for the PMOS circuits produced very interesting results. 
Firstly the drain current is about 10 times more than simulation predicted. The second 
observation that can be made from the testing of these circuits is that the Super 13t 
NMOS starts to output reverse current below 0.57V. The reason attributed to this 
occurrence is that the biasing was not done with the care that it needed. Once the 
Superl3t NMOS drain to source voltage is greater than 0.57V, it follows the Id vs. Vd 
curves of the PMOS and Super3t PMOS closely, with a slightly less amount of current. 
These can be seen in Figure 36 below, with Figure 37 showing a close up of the curves 
from a Vds of-0.6V to -1.8V. The figures were obtained by stepping Vgs from 0V to 
1.8V, as seen in figure 37. 
The lambda results, as seen in Table 10, are not even close to the results that 
were expected from simulation. The average lambda of all three circuits is 10 times 
larger than simulation, and the minimum lambda in saturation is 100 times larger. 
These directly lead to a lower Rout, as seen in Table 11. Looking at the close up view 
of Lambda, Figure 37, the graphs don't follow the same path, but there slopes are 
dramatic enough that there lambda will be roughly in the same range. 
Table 11. Average Lambda for Testing Results of PMOS, Super3t PMOS, & Super 13t PMOS 
Ave lambda (sat) 
Ave ^ (sat) @ 100 uA 
Regular PMOS 
-1.739 V"1 
5.75 Kohm 
Super3t PMOS 
-2.200 V"1 
4.545 Kohm 
Superl3tPMOS 
-1.410V"1 
7.092 Kohm 
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Figure 36. Id vs. Vd Testing Results for PMOS, Super3t PMOS, &Superl3t PMOS 
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Figure 37. Closeup - Id vs. Vd Testing Results for PMOS, Super31PMOS, & Superl3t PMOS 
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4.3.2. Id vs. Vg - Vt, & Gm 
The gm of the PMOS circuits was tested exactly as the NMOS circuits were, 
with a Vds of 1.8V. This also produced a gm that was significantly higher (equal to or 
greater than 10 times). Table 12 shows Vt and minimum gm for the three PMOS 
circuits; Figure 38 shows the plots of Id vs. Vg and gm for all three circuits. 
Table 12. Vt & Gm for Testing Results of PMOS, Super3t PMOS, & Superl3t PMOS 
Vt @ Vsb=0V 
gmmin@Vsb=0V 
Regular PMOS 
-0.864V 
-95.976*10_6S 
Super3t PMOS 
-1.08V 
-35.449*10"6S 
Superl3tPMOS 
-0.936V 
-32.319*10_6S 
Table 12 also shows that the Vt of all three circuits is extremely high. When Table 12 
is compared to Table 5, we see that the regular PMOS has a Vt lOOmV greater than 
simulation. For the Super3t PMOS it is 260mV greater, and the Super 13t PMOS is 
315mV greater than simulation predicted. 
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Figure 38. Id vs. Vg & Gm Testing Results for PMOS, Super3t PMOS, & Superl3t PMOS 
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4.4. Current Mirror 
The following sections will look at a comparison of the current mirrors made 
up of the six types of circuits. The N-type circuits will be compared to each other and 
the P-type circuits will also are compared to each other. The layout of all four current 
mirrors can be seen in Figures 39 - 40. The NMOS layouts of Figure 39 measures 
18.63um by 12.6um and 40 measures 13.95 by 20.16. The PMOS layouts of Figures 
41 measures 7.785 by 26.01 and 42 measuresl0.98um by 26.505um. 
Figure 39. Super3t Current Mirror 
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Figure 40. Superl3t NMOS Current Mirror 
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Figure 42. Super 13t PMOS Current Mirror 
63 
4.4.1. Comparisons of Super NMOS Current Mirrors 
All the graphs in Figure 43 that have a Vds greater than 0.36V lie within 0.05% 
of each other. Figure 43 does show that the Super3t NMOS current mirror cannot 
reach the full range of Iref, 0A to 200uA. Its output current caps out at 175uA. In 
addition, from this figure we can see that between an Iref of 25uA and 175uA that Iout is 
between 90% and 95% that of Iref. The additional information that can be seen from 
Figure 44 is that when Vds changes in a range from 0.72V to 1.8V that the Iout 
produces the same amount of current. 
The Super 13t NMOS current mirror is better at tracking Iout to Iref than the 
Super3t NMOS current mirrors. The problem that can be seen in both Figure 45 and 
46 is that its max Iout is around 120uA. When we look at the delta between Iref and Iout 
(Figure 45) we see that between 25uA and 120uA that Iout is within approximately 5% 
of Iref. In this sense, the Super 13t NMOS current mirror is superior to the Super3t 
NMOS current mirror. The Super3t NMOS current mirror would offer the best 
performance if one wanted a wider range of Irefthan a standard current mirror, but if 
one wanted the output current to match the reference current, then the Super 13t NMOS 
current mirror would be the better choice. 
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Figure 43. lout vs. Iref - Testing Results - Super3t NMOS Current Mirror 
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Figure 44. Delta (Iref/Iout) - Testing Results - Super3t NMOS Current Mirror 
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Figure 45. lout vs. Iref - Testing Results - Superl3t NMOS Current Mirror 
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Figure 46. Delta (Iref/Iout) - Testing Results - Superl3t NMOS Current Mirror 
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4.4.2. Comparisons of Super PMOS Current Mirrors 
Neither one of the Super PMOS current mirrors performed equal to their Super 
NMOS counterparts. This can be seen in both of their Iout vs. Iref and Delta figures. 
Figure 47 shows the results for the Super3t PMOS current mirror. We can see that the 
best performance was when Vds was equal to or greater than 1.08V. Figure 47 also 
tells us that when Vds changes on the output transistor that the corresponding output 
current also changes. The ability of the Super3t PMOS to mirror Iref, as shown in 
Figure 48, is poor. From Figure 48, we can see that from -200uA to -140uA that Iout 
goes from 0.7 Iref to 0.8 Iref. This means that the Super3t PMOS is useful for a range of 
Iref from -140uA to 0A. This maximum current of 140uA is short of the 200uA that 
needs to be tracked. 
The Super 13t PMOS current mirror (Figure 49) was only able to mirror up to 
70ua; this is much less than its Super 13t NMOS counterpart, which was able to 
achieve 120uA. Once Iref reached approximately 75uA, the current mirror saturated 
and was no longer able to put out any more current. Although this current mirror did 
better than the Super3t PMOS current mirror in that its delta (Figure 50) from 0.72V to 
1.8V was closer to the standard PMOS current mirror, it was still not to the same 
performance level as the Super 13t NMOS versions. 
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Figure 47. lout vs. Iref - Testing Results - Super3t PMOS Current Mirror 
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Figure 48. Delta (Iref/Iout) - Testing Results - Super3t PMOS Current Mirror 
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Figure 49. lout vs. Iref - Testing Results - Superl3t PMOS Current Mirror 
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Figure 50. Delta (Iref/Iout) - Testing Results - Superl3t PMOS Current Mirror 
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CHAPTER 5 
CONCLUSIONS AND FUTURE WORK 
It has been shown that a Super NMOS circuit will improve lambda when 
compared to a standard transistor; improving it up to a factor of 4. This then increases 
the output resistance of the transistor by that same factor. Depending on the specific 
application, the design trade-offs may not be worth it. Those trade-offs are: a severe 
loss in the max frequency that can be designed for, an increase of Vt, and an increase 
of area on the die. 
There are several more aspects that need to be studied for these designs. 
Primarily the Super PMOS circuits will need to be reevaluated as they performed 
poorly during test. This was reflected in both the transistor and current mirror circuits. 
Improvements in layout will increase their tested performance. The second point 
would be to create real world OpAmps. The two OpAmps that were designed were for 
academic purposes and would be impractical for use in a real-world application. They 
were made to demonstrate how the Super MOS circuits would function and could be 
used in a design. Thirdly, one would need to fully take advantage of the gain boosting 
stage of the Super 13t MOS circuits. If this is done, they will be of much greater 
benefit to future circuit designers. By comparison, the Super3t MOS circuits have one 
characteristic that makes them superior to the SuperBt MOS: they are easier to design, 
and therefore faster to implement in a final circuit. 
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